

Refine Search

Search Results -

Term	Documents
DIGITAL	241205
DIGITALS	66
EVEN	602076
EVENS	420
ODD	24506
ODDS	3766
FUNCTION\$3	0
FUNCTION	525271
FUNCTIONA	85
FUNCTIONAES	1
FUNCTIONAEY	1
((DIGITAL AND FUNCTION\$3 AND (SELECT\$6 OR SWITCH\$6) NEAR6 REGISTER\$1 NEAR4 (FILE\$1 OR GROUP\$4 OR BLOCK\$1 OR EVEN OR ODD OR BANK\$1 OR SUBGROUP\$4) AND WRIT\$5 NEAR6 RESULT\$3 AND (ADDRESS\$5 OR LOCAT\$3 OR POINT\$3) NEAR5 REGISTER\$1).CLM.).PGPB.	1

There are more results than shown above. Click here to view the entire set.

Database:

US Pre-Grant Publication Full-Text Database

US Patents Full-Text Database

US OCR Full-Text Database

EPO Abstracts Database

JPO Abstracts Database

Derwent World Patents Index

IBM Technical Disclosure Bulletins

Search:

L34

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Thursday, November 03, 2005 [Printable Copy](#) [Create Case](#)

<u>Set</u> <u>Name</u>	<u>Query</u>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
	<i>DB=PGPB; PLUR=YES; OP=OR</i>		
<u>L34</u>	(digital and function\$3 and (select\$6 or switch\$6) near6 register\$1 near4 (file\$1 or group\$4 or block\$1 or even or odd or bank\$1 or subgroup\$4) and writ\$5 near6 result\$3 and (address\$5 or locat\$3 or point\$3) near5 register\$1).clm.	1	<u>L34</u>
<u>L33</u>	(function\$3 and (select\$6 or switch\$6) near6 register\$1 near4 (file\$1 or group\$4 or block\$1 or even or odd or bank\$1 or subgroup\$4) and writ\$5 near6 result\$3 and (address\$5 or locat\$3 or point\$3) near5 register\$1).clm.	6	<u>L33</u>
	<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>		
<u>L32</u>	L27 and l10	6	<u>L32</u>
<u>L31</u>	L27 and l9	0	<u>L31</u>
<u>L30</u>	L27 and l8	6	<u>L30</u>
<u>L29</u>	L27 and l7	24	<u>L29</u>
<u>L28</u>	L27 and l6	203	<u>L28</u>
<u>L27</u>	L26 and (writ\$6) near6 result\$3 near15 (address\$5 or locat\$4 or point\$3) near12 (instruction\$1 or operand\$1 or opcode\$3 or cod\$3 or command\$3 or field\$1 or microinstruction\$1)	346	<u>L27</u>
<u>L26</u>	(very near1 (long or large) near\$1 instruction\$1 or vliw\$1) and l1	6784	<u>L26</u>
	<i>DB=PGPB,USPT; PLUR=YES; OP=OR</i>		
<u>L25</u>	l2 and l10	1	<u>L25</u>
<u>L24</u>	l2 and l9	0	<u>L24</u>
<u>L23</u>	l2 and l8	0	<u>L23</u>
<u>L22</u>	l2 and l7	10	<u>L22</u>
<u>L21</u>	l2 and l6	64	<u>L21</u>
<u>L20</u>	l5 and l10	6	<u>L20</u>
<u>L19</u>	l5 and l9	0	<u>L19</u>
<u>L18</u>	l5 and l8	6	<u>L18</u>
<u>L17</u>	l5 and l7	24	<u>L17</u>
<u>L16</u>	l5 and l6	203	<u>L16</u>
<u>L15</u>	l4 and l10	13	<u>L15</u>
<u>L14</u>	l4 and l9	0	<u>L14</u>
<u>L13</u>	l4 and l8	10	<u>L13</u>
<u>L12</u>	l4 and l7	41	<u>L12</u>
<u>L11</u>	l4 and l6	333	<u>L11</u>
<u>L10</u>	(711/211-215)! [CCLS]	1008	<u>L10</u>
<u>L9</u>	(718/104)! [CCLS]	968	<u>L9</u>
<u>L8</u>	(711/142-143)! [CCLS]	512	<u>L8</u>
<u>L7</u>	(712/24,225,229)[CCLS]	1060	<u>L7</u>
<u>L6</u>	(712/2-300)[CCLS]	11521	<u>L6</u>

DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

<u>L5</u>	L1 and (writ\$6) near6 result\$3 near15 (address\$5 or locat\$4 or point\$3) near12 (instruction\$1 or operand\$1 or opcod\$3 or cod\$3 or command\$3 or field\$1 or microinstruction\$1)	356	<u>L5</u>
<u>L4</u>	L1 and (writ\$6) near6 result\$3 near15 (address\$5 or locat\$4 or point\$3)	731	<u>L4</u>
<u>L3</u>	L1 near55 (writ\$6) near6 result\$3 near15 (address\$5 or locat\$4 or point\$3)	33	<u>L3</u>
<u>L2</u>	L1 near35 (writ\$6) near6 result\$3	109	<u>L2</u>
<u>L1</u>	(select\$6 or switch\$6) near6 register\$1 near4 (file\$1 or group\$4 or block\$1 or even or odd or bank\$1 or subgroup\$4)	12234	<u>L1</u>

END OF SEARCH HISTORY


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((register* <near/7> (file*, group*, block*) <and> (select*, switch*))<in>me..."

e-mail

Your search matched 23 of 93 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

» Search Options

[View Session History](#)[New Search](#)

Modify Search

☐ Check to search only within this results set

Display Format:



Citation



Citation & Abstract

» Key

	IEEE Journal or Magazine
	IEEE Journal or Magazine
	IEEE Conference Proceeding
	IEEE Conference Proceeding
	IEEE Standard

Select Article Information:

**1. Performance-Oriented Synthesis of Large-Scale Domino CMOS Circuits**

De Micheli, G.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 6, Issue 5, September 1987 Page(s):751 - 765

[AbstractPlus](#) | Full Text: [PDF](#)(2688 KB) **2. A Digital Loop Communication System**

Hafner, E.; Nenadal, Z.; Tschanz, M.;
Communications, IEEE Transactions on [legacy, pre - 1988]
Volume 22, Issue 6, Jun 1974 Page(s):877 - 881

[AbstractPlus](#) | Full Text: [PDF](#)(624 KB) **3. Redundancy for LSI Yield Enhancement**

Tammaru, E.; Angell, J.B.;
Solid-State Circuits, IEEE Journal of
Volume 2, Issue 4, Dec 1967 Page(s):172 - 182

[AbstractPlus](#) | Full Text: [PDF](#)(1504 KB) **4. Nonscan design-for-testability techniques using RT-level design information**

Dey, S.; Potkonjak, M.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 16, Issue 12, Dec. 1997 Page(s):1488 - 1506
Digital Object Identifier 10.1109/43.664230

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(340 KB) **5. PHS roaming signaling protocol architecture toward global mobility network**

Suzuki, S.; Shibata, T.; Yoshimi, M.;
Selected Areas in Communications, IEEE Journal on
Volume 15, Issue 8, Oct. 1997 Page(s):1597 - 1607
Digital Object Identifier 10.1109/49.634797

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(380 KB) **6. Group location management for mobile subscribers on transportation systems in mobile co networks**

Il Han; Dong-Ho Cho;
Vehicular Technology, IEEE Transactions on
Volume 53, Issue 1, Jan. 2004 Page(s):181 - 191

Digital Object Identifier 10.1109/TVT.2003.822003

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(440 KB) [IEEE JNL](#)



7. BugNet: continuously recording program execution for deterministic replay debugging

Narayanasamy, S.; Pokam, G.; Calder, B.;
Computer Architecture, 2005. ISCA '05. Proceedings. 32nd International Symposium on
4-8 June 2005 Page(s):284 - 295
Digital Object Identifier 10.1109/ISCA.2005.16

[AbstractPlus](#) | Full Text: [PDF](#)(208 KB) [IEEE CNF](#)



8. Use-based register caching with decoupled indexing

Butts, J.A.; Sohi, G.S.;
Computer Architecture, 2004. Proceedings. 31st Annual International Symposium on
19-23 June 2004 Page(s):302 - 313
Digital Object Identifier 10.1109/ISCA.2004.1310783

[AbstractPlus](#) | Full Text: [PDF](#)(327 KB) [IEEE CNF](#)



9. Modeling and designing energy-delay optimized wide domino circuits

Christine Kwong; Chatterjee, B.; Sachdev, M.;
Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on
Volume 2, 23-26 May 2004 Page(s):II - 921-4 Vol.2

[AbstractPlus](#) | Full Text: [PDF](#)(267 KB) [IEEE CNF](#)



10. Performance analysis of inter cluster communication methods in VLIW architecture

Saluja, S.; Kumar, A.;
VLSI Design, 2004. Proceedings. 17th International Conference on
2004 Page(s):761 - 764
Digital Object Identifier 10.1109/ICVD.2004.1261021

[AbstractPlus](#) | Full Text: [PDF](#)(254 KB) [IEEE CNF](#)



11. Register write specialization register read specialization: a path to complexity-effective wide processors

Seznec, A.; Toullec, E.; Rochecouste, O.;
Microarchitecture, 2002. (MICRO-35). Proceedings. 35th Annual IEEE/ACM International Symposium
18-22 Nov. 2002 Page(s):383 - 394
Digital Object Identifier 10.1109/MICRO.2002.1176265

[AbstractPlus](#) | Full Text: [PDF](#)(294 KB) [IEEE CNF](#)



12. Energy analysis of bipartition architecture for pipelined circuits

Shanq-Jang Ruan; Naroska, E.; Yen-Ren Chang; Chia-Lin Ho; Feipei Lai;
Circuits and Systems, 2002. APCCAS '02. 2002 Asia-Pacific Conference on
Volume 2, 28-31 Oct. 2002 Page(s):7 - 11 vol.2
Digital Object Identifier 10.1109/APCCAS.2002.1115096

[AbstractPlus](#) | Full Text: [PDF](#)(409 KB) [IEEE CNF](#)



13. Power analysis of bipartition and dual-encoding architecture for pipelined circuits

Shanq-Jang Ruan; Chia-Lin Ho; Naroska, E.; Feipei Lai;
Computer Design: VLSI in Computers and Processors, 2002. Proceedings. 2002 IEEE International
16-18 Sept. 2002 Page(s):327 - 332
Digital Object Identifier 10.1109/ICCD.2002.1106790

[AbstractPlus](#) | Full Text: [PDF](#)(377 KB) [IEEE CNF](#)



14. Distributed group location tracking based on several RIDs and virtual VLRs for transportatic

Il Han; Sung-Kwan Jung; Dong-Ho Cho;
Vehicular Technology Conference, 2002. VTC Spring 2002. IEEE 55th
Volume 1, 6-9 May 2002 Page(s):298 - 302 vol.1
Digital Object Identifier 10.1109/VTC.2002.1002714

[AbstractPlus](#) | Full Text: [PDF](#)(518 KB) IEEE CNF



15. Memory design and exploration for low power, embedded systems

Wen-Tsong Shiue; Chakrabarti, C.;
Signal Processing Systems, 1999. SiPS 99. 1999 IEEE Workshop on
20-22 Oct. 1999 Page(s):281 - 290
Digital Object Identifier 10.1109/SIPS.1999.822333

[AbstractPlus](#) | Full Text: [PDF](#)(508 KB) IEEE CNF



16. Instruction selection, resource allocation, and scheduling in the AVIV retargetable code gen

Hanono, S.; Devadas, S.;
Design Automation Conference, 1998. Proceedings
15-19 Jun 1998 Page(s):510 - 515

[AbstractPlus](#) | Full Text: [PDF](#)(720 KB) IEEE CNF



17. Micro-preemption synthesis: an enabling mechanism for multi-task VLSI systems

Kim, K.; Karri, R.; Potkonjak, M.;
Computer-Aided Design, 1997. Digest of Technical Papers., 1997 IEEE/ACM International Confere
9-13 Nov. 1997 Page(s):33 - 38
Digital Object Identifier 10.1109/ICCAD.1997.643272

[AbstractPlus](#) | Full Text: [PDF](#)(568 KB) IEEE CNF



18. Formal verification of memory arrays using symbolic trajectory evaluation

Pandey, M.; Bryant, R.E.;
Memory Technology, Design and Testing, 1997. Proceedings., International Workshop on
11-12 Aug. 1997 Page(s):42 - 49
Digital Object Identifier 10.1109/MTDT.1997.619393

[AbstractPlus](#) | Full Text: [PDF](#)(708 KB) IEEE CNF



19. Formal verification of PowerPC arrays using symbolic trajectory evaluation

Pandey, M.; Raimi, R.; Beatty, D.L.; Bryant, R.E.;
Design Automation Conference Proceedings 1996, 33rd
3-7 June 1996 Page(s):649 - 654

[AbstractPlus](#) | Full Text: [PDF](#)(592 KB) IEEE CNF



20. Synthesis of Signal Processing Structured Datapaths for FPGAs Supporting RAMs and Bus:

Haroun, B.; Sajjadi, B.;
Field-Programmable Gate Arrays, 1995. FPGA '95. Proceedings of the Third International ACM Sy
1995 Page(s):75 - 81

[AbstractPlus](#) | Full Text: [PDF](#)(160 KB) IEEE CNF



**21. Illustration of the SFG-tracing multi-level behavioral verification methodology, by the correc
to low level synthesis application in Cathedral-II**

Genoe, M.; Claesen, L.; Verlind, E.; Proesmans, F.; De Man, H.;
Computer Design: VLSI in Computers and Processors, 1991. ICCD '91. Proceedings., 1991 IEEE I
Conference on
14-16 Oct. 1991 Page(s):338 - 341
Digital Object Identifier 10.1109/ICCD.1991.139913

[AbstractPlus](#) | Full Text: [PDF](#)(412 KB) IEEE CNF



**22. An environment for evaluating architectures for spatially mapped computation: System arch
results**

Herbordt, M.C.; Weems, C.C.;
Computer Architectures for Machine Perception, 1993. Proceedings
15-17 Dec. 1993 Page(s):191 - 201
Digital Object Identifier 10.1109/CAMP.1993.622473

[AbstractPlus](#) | Full Text: [PDF](#)(760 KB) IEEE CNF

23. Micro-Preemption Synthesis: An Enabling Mechanism for Multi-Task VLSI Systems

Kim Kyosun ; Karri Ramesh ; Potkonjak Miodrag ;

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems : Accepted for fu

Volume PP, Issue 99, 2005 Page(s):1 - 1

Digital Object Identifier 10.1109/TCAD.2005.852668

[AbstractPlus](#) | Full Text: [PDF](#)(512 KB) [IEEE JNL](#)[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2005 IE

Indexed by
 Inspec®